

Design of Low Voltage and Low Power D-Flip Flop

Naresh Kumar, Umesh Dutta and Dileep Kumar

Manav Rachna International University
Sector-43, Faridabad-121004, Haryana, India

nareshjls.kush@gmail.com, umesh.mrce@gmail.com, jdileepkumar4@gmail.com

Abstract— This paper presents a novel D flip-flop for low voltage operation with improved speed using SPICE simulation, it takes advantage of a dynamic threshold voltage using DTMOS for ultra-low voltage operation and a negative differential resistance storage using Bistable Gated Bipolar Device (BGB). DTMOS provides low power consumption and BGB provides high speed because of less capacitance. So we have taken advantages of both the DTMOS and BGB device to make the D-Flip Flop for low power operation with high speed and low leakage current. Leakage is further reduced by addition of two sleep transistors.

Keywords— BGB, DTMOS, CMOS and sleep Transistor.

I. INTRODUCTION

The design of high-density chips in MOS Very Large Scale Integration (VLSI) technology requires that the packing density of MOSFETs used in the circuits is as high as possible for that sizes of the transistors should be as small as possible. The reduction of the size, i.e., the dimensions of MOSFETs, is commonly referred to as *scaling*. Scaling of supply voltage (V_{DD}) is also an effective method to reduce the dynamic power (P_d) in CMOS digital circuits because the dynamic power is directly proportional to the square of supply voltage. Scaling down of threshold voltage ideally causes the leakage current per transistor to increase by five times per technology generation. However, the threshold voltage (V_{th}) reduction leads to exponential increase of subthreshold leakage, which is a major challenge for low voltage digital design. The multi V_{th} technique is an approach for most digital circuits to reduce sub threshold leakage current. A dynamic threshold voltage MOSFET (DTMOS) is promising for ultra-low V_{DD} (0.6 V and below) which provides high V_{th} for low off-state leakage and low for high on-state current drive. On the other hand, negative differential resistance (NDR) devices provide high-speed storage because of less capacitance. The above advantages of DTMOS and NDR devices can be used to make D flip-flop. In this paper, we propose such a novel D flip-flop (DFF) using the bistable gated bipolar (BGB) device as an NDR device.

II. LATCH DESIGN


Latches and flip-flops are the basic elements for storing information. One latch or flip-flop can store one bit of information.

The main difference between latches and flip-flops is that for latches, their outputs are constantly affected by their inputs as long as the enable signal is asserted.


In other word, when they are enabled, their content changes immediately when their inputs change.

Flip-flop on the other hand, have their content change only their at the rising or falling edge of enable signal. This enable signal is usually the controlling clock signal. After the rising or falling edge of the clock, the flip-flop contents remain constant even if the input changes.


In this work we design CMOS latch, CMOS-BGB latch, DTMOD latch and DTMOS-BGB latch.



$$V_{d1} = 3.5 \text{ V}, V_{g1} = 1.8 \text{ V}, V_{s1} = 1.5 \text{ V}, V_{g2} = 1$$



obtained by the addition of only two transistors and hence area overhead is also less.



$$V_{d1} = 2.0 \text{ V}, V_{g1} = 0.5 \text{ V}, V_{s1} = 0.7 \text{ V}, V_{g2} = 0.53 \text{ V}$$

Fig. 1 Schematics of different static latches,
(a) CMOS latch,
(b) BGB latch and
(c) DTMOS-BGB latch.

A DTMOS latch can be designed by replacing each MOSFET in CMOS latch by connecting body terminal of transistor to its gate terminal. This methodology can be applied to a CMOS latch to form a DTMOS latch as shown in fig 1(a). To design BGB latch, it is difficult to replace all MOSFETs in a CMOS NDR latch[2]. So we replaced only pass gate in CMOS NDR latch but not to the inverter in that the large body currents through the forward biased body-source junctions will increase I_4 in magnitude and lead to malfunction of the BGB storage cell. This problem can be solved, as shown in Fig. 1(c), by connecting the body nodes (BDN, BDP) of the inverter MOSFETs (mn2 and mp2) to DIN through a proper DTMOS pass gate, respectively, i.e. a p-channel DTMOS (mp0) to pull BDN high and an n-channel DTMOS (mn0) to pull BDP low. When the pass gates are on (CLK=1), the inverter MOSFETs (mn2 and mp2) act as DTMOS with their gates and bodies equal to DIN. When the pass gates are off (CLK=0), the storage node (SN) is separated from BDN and BDP so that the charge on it can be held with the BGB storage cell by impact ionization, without which it will leak away with time. Meanwhile, each body voltage (V_B) of mn2 and mp2 is approaching a stable point close to its source voltage owing to its body-source diode current compensated by the source leakage of mp0 or mn0, eventually making a high- V_{th} inverter.

III. PROPOSED TECHNIQUE

In proposed work we used BGB-DTMOS technique along with the sleep transistors in the output inverter in order to reduce the leakage power dissipation in the standby mode.

This technique is very effective and easy to implement in CMOS based circuits as the reduction in the leakage power is

Fig. 2

$$V_{d1} = 2.0 \text{ V}, V_{g1} = 0.5 \text{ V}, V_{s1} = 0.7 \text{ V}, V_{g2} = 0.53 \text{ V}$$

In proposed work we used BGB-DTMOS technique along with the sleep transistors in the output inverter in order to reduce the leakage power dissipation in the standby mode. This technique is very effective and easy to implement in CMOS based circuits as the reduction in the leakage power is obtained by the addition of only two transistors and hence area overhead is also less.

IV. SIMULATION

All simulations are done using 180nm technology. All n-channel devices have a width of 360nm, and all p-channel devices have a width of 540nm. V_{DD} is chosen to be 0.6 V to DTMOS and V_{DD} is chosen to be 1.8 V for CMOS latch and BGB latch. All simulations are performed by using tanner tool.




Fig 3. Simulated waveform of proposed technique.

V. RESULTS

A DTMOS-BGB DFF is formed by cascading a pair of master and slave latches shown in Fig. 1(c), and simulated by implementing it as a divide-by-two counter.

Table 1: Simulated results of different static DFFs for given technology.

| DFF | VDD (V) | Power Delay Product ($\mu\text{W}*\text{ns}$) | P_{avg} (μW) | P_s (μW) | Delay (ns) |
|-----------|---------|---|------------------------------------|-------------------------|------------|
| PROPOSED | 0.6 | 1.097 | 1.066 | 0.00035 | 1.03 |
| DTMOS-BGB | 0.6 | 0.066 | 0.015 | 0.12 | 4.40 |
| DTMOS | 0.6 | 2.592 | 0.11 | 1.27 | 23.57 |
| CMOS-BGB | 1.8 | 0.495 | 0.64 | 0.22 | 0.773 |
| CMOS | 1.8 | 103.999 | 1.03 | 72.4 | 100.97 |

It is clear from the above table that the proposed technique provides better performance as it reduces the standby power consumption as compare to DTMOS-BGB latch, DTMOS latch, CMOS-BGB latch and CMOS latch. Also the proposed technique reduces the delay as compare to DTMOS-BGB latch, DTMOS latch, CMOS-BGB latch and CMOS latch. This technique can be easily implemented in CMOS based circuits. The drawbacks of this technique are that it adds two extra sleep transistors in the main circuit which increases area and average power consumption, but these drawbacks may be ignored as we are getting good performance in terms of standby power consumption and delay.

VI. CONCLUSION

In this paper low power DFF is Proposed and it reduces the standby power and delay as compare to other techniques, like DTMOS-BGB latch, DTMOS latch, CMOS-BGB latch and CMOS latch. A novel DFF utilising DTMOS, BGB devices and sleep transistors has been proposed and verified to be suitable for ultra-low voltage operation.

VII. ACKNOWLEDGEMENT

I am very thankful to Prof. M.K. Soni for his kind support and encouragement. I am also thankful to Prof. D.S. Gotra.

VIII. REFERENCES

- [1] X. Cheng and R. Duane, "0.6V D flip-flops utilising negative differential resistance device," *Electron. Lett.*, vol. 42, no. 7, pp. 388–390, Mar. 2006.
- [2] X. Cheng, R. Duane, and A. Mathewson, "Two D flip-flops based on bistable gated bipolar devices," *Electron. Lett.*, vol. 41, no. 6, pp. 305–306, Mar. 2005.
- [3] X Cheng and R Duane, "A Comprehensive Study of Bistable Gated Bipolar Device", *IEEE Transactions on Electron Device*, Vol, 53, No.10, OCT 2006.
- [4] Dong-Shong Liang, Kwang-Jow Gan, "New D-Type Flip-Flop Design Using Negative Differential Resistance Circuits", 0-7695-3110-5/08 \$25.00 © 2008 IEEE
- [5] Maymandi-Nejad, M.; Sachdev, M.; "DTMOS Technique for Low-Voltage Analog Circuits", *Very Large Scale Integration (VLSI) Systems, IEEE Transactions on* Volume 14, Issue 10, Oct. 2006.
- [6] R. Duane, A. Mathewson, and A. Concannon, "Bistable gated bipolar device," *IEEE Electron Device Lett.*, vol. 24, no. 10, pp. 661–663, Oct. 2003.
- [7] F. Assaderaghi, D. Sinitsky, S. Parke, J. Bokor, P. Ko, and C. Hu, "Dynamic threshold voltage MOSFET (DTMOS) for ultra-low voltage operation," *IEEE Trans. Electron devices*, vol. 44, pp. 414–422, Mar.1997.
- [8] Assaderaghi, F., Parke, S., Sinitsky, D., Bokor, J., Ko, P.K., and Hu, C.: "A dynamic threshold voltage MOSFET (DTMOS) for very low voltage operation", *IEEE Electron Device Lett.*, 1994, 15, (12), pp. 510–512