

## Comparative Analysis of Transimpedance Amplifier of 45 nm and 180nm CMOS Technology

Akshata Raut, Narendra Bhagat, S.S. Rathod

Sadar Patel Institute of Technology, Mumbai-400058, India

[raut\\_shilpa@rediffmail.com](mailto:raut_shilpa@rediffmail.com), [narendra\\_bhagat@spit.ac.in](mailto:narendra_bhagat@spit.ac.in), [rathod\\_spce@yahoo.com](mailto:rathod_spce@yahoo.com)

**Abstract** — *This paper gives a comparative analysis of an inductorless Complementary Metal Oxide Semiconductor (CMOS) Single-ended current-mode Transimpedance Amplifier (TIA) intended for use in front-end Optical communication for wideband operation. This technique uses N similar TIAs in parallel configuration to boost the overall bandwidth as well as the transimpedance gain which is not possible with voltage-mode circuits. Using this method, we achieved the high bandwidth with high transimpedance gain, with the minimum power consumption of 64.5 and 1.6 mW for a 45 nm and 180 nm CMOS digital process respectively.*

**Keywords**—Current-mode, inductorless, Transimpedance amplifier (TIA), Power Consumption, Bandwidth enhancement.

### I. Introduction

The intrachip interconnections uses the parallel optical links to provide low power dissipation and high-bandwidth operation [iii], [iv], [xv]. The CMOS implementation of optical transceivers is useful because both can be integrated in the same chip as the digital processing units, resulting in lower cost and power consumption. The preamplifier block of a front-end optical communication has great challenge for designing. The merits of Transimpedance amplifier (TIA) have relatively low noise and large bandwidth, which is the first gain stage and one of the essential blocks in an optical receiver. Due to the existence of high-impedance nodes, the demerits of voltage-mode circuits has limited bandwidth with high supply voltage, cannot be avoided. It is advantageous to amplify the current directly by using CMOS current-mode circuits which have many advantages over voltage-mode circuits including wide bandwidth, low supply voltage requirement, tunable input impedances, high slew rates, and less susceptible to power and ground fluctuations. These unique characteristics make current-mode circuits particularly attractive for multi-Gbps data communications [xv].

Typically, the current-mode TIA topology uses the current mirror, for the input stage to sustain small input impedance and high bandwidth. The current mode TIA topology shown in Fig.1 is useful for wide bandwidth TIA design since stability is not an issue [i]. For the current-mode TIA, the

presented circuit uses a wideband CGFB topology coupled to a current-to-voltage conversion stage, and two common-source (CS) gain stages. We show that the CGFB mirror can improve bandwidth as well as transimpedance gain, reduce power consumption [i], [xv]. The design of a wideband TIA is challenging mainly because of the high capacitance of the photodetector which is ranging from 0.2 to 0.5 pF, which creates the dominant pole of the TIA and hence limits its bandwidth. The Capacitive and Inductive peaking is widely used to enhance the TIA bandwidth and makes it possible to reach a data rate of 10 Gb/s and higher in CMOS [v], [vii], [viii], [xiv] and BiCMOS [xiii]. Using inductors to increase the bandwidth of TIA has important drawbacks: 1) the chip size dramatically increases; 2) substrate coupling increases through the inductors, resulting in higher crosstalk; and 3) the TIA performance degrades in a digital process with thin metals and lossy passive components [ii], [xv]. In parallel optical links, several TIAs and photodetectors are used in parallel to create multiple channels and boost the overall data rate at the receiver [vi], [xv].

This paper, we make a comparative analysis of TIA for 180 nm [xv] and scale down for 45 nm techniques to boost the TIA bandwidth as well as transimpedance gain of the current-mode without using any inductor for interconnection. As a proof of concept, we design and implement a single-ended inductorless TIA in a digital 45 nm and 180 nm [xv] CMOS process. The single-ended current-mode TIA provides a transimpedance gain of 59 dBΩ with 8.1 GHz bandwidth and 92 dBΩ with 6.3 GHz bandwidth, for 45nm and 180 nm, respectively.




Fig. 1 TIA Current-mode topology

## II. Material and Methodology

Fig. 2 shows a Single-ended feedback TIA [ii].  $R_f$  is the feedback resistor,  $C_D$  is the photodiode capacitance, and  $C_i$  is the voltage amplifier input capacitance.  $A(s)$  is the transfer function of the voltage amplifier for a single pole, we can write it as,

$$A(s) = \frac{-A_0}{1+s/w_0} \quad (1)$$

The low-frequency transimpedance gain of the TIA  $Z_T$  is,

$$Z_T = \frac{A_0}{A_0+1} R_f \quad (2)$$

We propose the inductorless TIA topology in Fig. 3 to increase the gain–bandwidth product [ii], [ix].  $N$  copies of the same feedback TIA in Fig. 2 are connected together in parallel, and their output voltages are added. The transfer function of the parallel TIA in Fig. 2 with  $N$  parallel feedback TIAs is,

$$\frac{V_{out}}{I_{in}} = \frac{\frac{-A_0}{A_0+1} R_f w_n^2}{s^2 + 2\tau'w_n' s + w_n'^2} \quad (3)$$




Fig. 2 Regular feedback TIA

It is evident from (3) that the dc transimpedance gain  $Z_T$  is the same as the one for the individual feedback TIA, i.e.

$$Z'_T = Z_T = \frac{A_0}{A_0+1} R_f \quad (4)$$




Fig. 3 TIA cascading topology

We can redraw Fig. 3 and replace  $C_D$  with  $C_D/N$  and  $I_{in}$  with  $I_{in}/N$  at the input of each feedback TIA by having  $R_D$  is of value  $1 \text{ G}\Omega$ . Now, we have  $N$  TIAs that are operating independently, and each has a photodetector capacitance of  $N$  times smaller than the feedback TIA in Fig. 2. This increases the gain and bandwidth of the individual feedback TIAs. As the number of parallel feedback TIAs increases, the bandwidth increases, but, at the same time, damping factor decreases from the critical damping value of 0.7 [ii]. We choose  $N = 2$  for this design, from Fig. 3 it results in the highest ratio of the bandwidth enhancement and the power consumption. For the first stage of the TIA, two feedback TIAs with a feedback resistor of  $1 \text{ K}\Omega$  are used in parallel as shown in circuit schematic in Fig. [i], [ii]. Current-mode circuits are commonly implement with current mirrors when relatively small input impedance and high bandwidth are needed [i]. The problem of high power consumption and large parasitic capacitances in current mirror is overcome by an additional branch made with a complementary transistor pair is added to the basic current mirror, leading to the CGFB topology as shown in Fig. 4 which effectively reduce the input impedance [i], [xi]. The bandwidth of the CGFB mirror is approximately two times that of the basic current mirror. The resistor  $R_1$  of value  $40 \Omega$ , is for additional power savings [xv].




Fig. 4 Implemented TIA Block diagram and Circuit schematic

For small  $R_f$  of value  $1 \text{ K}\Omega$ , the Miller amplification of the capacitance has little effect upon the bandwidth [i]. The common source buffer,  $M_{10}$  transistor of width of  $25 \mu\text{m}$  is used to add the output signals from the two feedback TIAs. The second stage of the TIA is implemented using the same feedback TIA with a feedback resistor of  $100 \Omega$ . The currents by buffers are added up at node  $V_A$  and directed into the feedback TIA of the second stage. The buffer at the second stage delivers the amplified signal to a  $50 \Omega$  load.

The resistor  $R_B$  of 10K is used to bias the buffer transistors  $M_{10}$  [ii].

### III. Results and Tables

The single-ended TIA in Fig. 4 was implemented in a digital 45 nm and 180 nm [xv] CMOS process. The Fig.5 shows the simulated results using 45 nm CMOS by using the value of Table I of transimpedance gains for  $N=1$  and  $N=2$  of the TIA in HSPICE. The simulated bandwidth and single-ended dc transimpedance gain are 8.1 GHz and 59 dBΩ, respectively, for  $N=2$  as well as 2.9 GHz and 56 dBΩ, respectively, for  $N=1$ . The Fig.5 shows the simulated results using 180 nm CMOS [xv].




Fig. 5 Transimpedance gain (dBΩ) versus Frequency (Hz) for 45 nm CMOS




Fig. 6 Transimpedance gain (dBΩ) versus Frequency (Hz) for 180 nm CMOS [xv]

The overall input referred noise is given by,

$$\frac{I_{n,in,avg}^2}{2} = \frac{2\pi KT}{R_L} \quad (5)$$

The overall input referred noise is 29.4 pA/√Hz over the whole Bandwidth with photodiode capacitance and induced

current of 0.5 pF and 100 nA, respectively. It consumes 64.5 mW and 1.6 mW dc power, from a 1.8V supply, for 45 nm and 180 nm, respectively. The comparative chart is shown in Table II.

TABLE I

TRANSISTOR ASPECT RATIOS (W/L)	
Transistor	Aspect Ratio(μm/ μm)
M <sub>1</sub>	277.8
M <sub>2</sub>	1388.8
M <sub>3</sub>	166.6
M <sub>4</sub>	10
M <sub>5</sub>	666.6
M <sub>6</sub>	57.3
M <sub>7</sub>	355.5
M <sub>8</sub>	61.1
M <sub>9</sub>	305.5
M <sub>10</sub>	555.5

TABLE II

Parameters	Comparison with Different TIA			
	This work	Ref.15	Ref. 1	Ref.2
Z <sub>T</sub> (dBΩ)	92	59	83	62
BW (GHz)	4.7	7.97	0.115	6
D C power (mW)	1.6	60	28.6	98
Input current noise (pA/√Hz)	29.4	29.4	53n	20
Power supply (V)	1.8	1.8	1.8	2.0
Topology	Single-end	Single-end	Single-end	Diff.
Process (CMOS) nm	180	45	180	130
BW Enhancement Technique	Inductorless	Inductorless	-	Inductorless

### IV. Conclusion

We have introduced a technique to boost the TIA's gain-bandwidth product without using any inductor with the latest technology 45 nm CMOS. It consumes more power comparatively with the 180 nm CMOS, but improves the bandwidth. So, it can be used in high speed parallel optical links for intrachip interconnections.

### Acknowledgement

The authors would like to thank Sardar Patel Institute of Technology, Mumbai for their support.

### References

- [i] A. Trabelsi, M. Boukadou, "Comparison of Two CMOS Front-End Transimpedance Amplifiers for Optical Biosensors," *IEEE Sensors Journal*, vol. 13, no. 2, pp. 657-663, February 2013.
- [ii] O. Momeni, H. Hashemi, E. Afshari, "A 10-Gb/s Inductorless Transimpedance Amplifier," *IEEE Transactions on Circuits and Systems—II: Express Briefs*, vol. 57, no. 12, pp. 926-930, December 2010.
- [iii] Q. Xu, B. Schmidt, S. Pradhan, and M. Lipson, "Micrometre-scale silicon electro-optic modulator," *Nature*, vol. 435, no. 7040, pp. 325-327, May 2005.
- [iv] D. A. B. Miller, "Optical interconnects to silicon," *IEEE J. Sel. Topics Quantum Electron.*, vol. 6, no. 6, pp. 1312-1317, Nov./Dec. 2000.
- [v] J. Han, B. Choi, M. Seo, J. Yun, D. Lee, T. Kim, Y. Eo, and S. M. Park, "A 20-Gb/s transformer-based current-mode optical receiver in 0.13- $\mu\text{m}$  CMOS," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 57, no. 5, pp. 348-352, May 2010.
- [vi] C. L. Schow, F. E. Doany, C. Chen, A. V. Rylyakov, C. W. Baks, D. M. Kuchta, R. A. John, and J. A. Kash, "Low-power 16  $\times$  10 Gb/s bi-directional single chip CMOS optical transceivers operating at < 5 mW/Gb/s/link," *IEEE J. Solid-State Circuits*, vol. 44, no. 1, pp. 301-313, Jan. 2009.
- [vii] W.-Z. Chen, Y.-L. Cheng, and D.-S. Lin, "A 1.8-V 10-Gb/s fully integrated CMOS optical receiver analog front-end," *IEEE J. Solid-State Circuits*, vol. 40, no. 6, pp. 1388-1396, Jun. 2005.
- [viii] C.-H. Wu, C.-H. Lee, W.-S. Chen, and S.-I. Liu, "CMOS wideband amplifiers using multiple inductive-series peaking technique," *IEEE Journal Solid-State Circuits*, vol. 40, no. 2, pp. 548-552, Feb. 2005.
- [ix] B. Razavi, *Design of Integrated Circuits for Optical Communications*. New York: McGraw-Hill, 2003.
- [x] E. Sacking, "The Transimpedance limit," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 57, no. 8, pp. 1848-1856, Aug. 2010.
- [xi] F. Yuan, "Low-voltage CMOS current-mode preamplifier: Analysis and design," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 53, no. 1, pp. 26-39, Jan. 2006.
- [xii] F. Yuan, "Low-voltage CMOS current-mode circuits: Topology and characteristics," *IEE Proc.-Circuits, Devices Syst.*, vol. 153, no. 3, pp. 219-230, Jun. 2006.
- [xiii] Cheng Li, Samuel Palermo, "A Low-Power 26-GHz Transformer-Based Regulated Cascode SiGe BiCMOS Transimpedance Amplifier," *IEEE Journal of Solid-State Circuits*, vol. 48, no. 5, pp. 1264-1275, May 2013.
- [xiv] D. Chen, K. S. Yeo, X. Shi, M. A. Do, C. C. Boon, and W. M. Lim, "Cross-Coupled Current Conveyor Based CMOS Transimpedance Amplifier for Broadband Data Transmission," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 21, no. 8, pp. 1516-1525, August 2013.
- [xv] Akshata Raut, Narendra Bhagat, "Energy Efficient Transimpedance Amplifier", Submitted in *IEEE International Conference on Machine Intelligence Research Advancement Proceedings - 2013*.