

Performance of 3-Phase Neutral Point Clamped Active Front End Multilevel Converter

Amit Ojha¹, P. K. Chaturvedi², Arvind Mittal³, S. Jain⁴

^{1,4} Department of Electrical Engineering, MANIT, Bhopal, ² Department of Electrical Engineering, SATI, Vidisha, ³ Department of Energy, MANIT, Bhopal
Corresponding Email: ojha.amit@gmail.com

ABSTRACT

For medium voltage, high power applications 3-phase neutral point clamped AC-DC multilevel converters are becoming a good choice. In this paper the performance of a 3-phase neutral point clamped Active Front End three level converter for high power application with simplified control scheme is presented. A complete mathematical model of the control scheme is developed and performance is investigated for balanced load in terms of voltage unbalance across dc link, voltage stress across the switches and THD in the line current.

Keywords: Auxiliary circuit, Active Front End Converter, DC link capacitors, multilevel converters.

1. Introduction

AC-DC converters are extensively used in power supplies, dc motor drives, front end converters in adjustable-speed drives, high voltage DC transmission, switch-mode power supplies, utility interface with non-conventional energy sources etc. Earlier the conversions from AC to DC were carried out by diode or phase controlled rectifier which act as non linear load on the power utility. Such non linear load draws current which is rich in harmonics with poor supply power factor, thus creating serious issue of power quality. Due to these issues regulatory agencies have issued several strict standards such as IEEE 519, IEC555 etc. to impose limits on permissible harmonic contents and reactive power drawn from supply [1-2]. To meet such strict standards, classically shunt passive filters consisting of tuned LC components and/or high pass filters are used to suppress the harmonics as well as power capacitors are employed to improve the power factor of the utility/mains. But these conventional methods have the limitations of fixed compensation, large size, and cost, and can excite resonance conditions. Active power filters have also been researched extensively to address such issues [3]. But they have the drawbacks of large rating, size, cost and complexity in control.

To overcome these drawbacks and for improved power quality, high power factor converters (HPFC) became the inherent part of AC-DC conversion. Important features of HPFCs are conversion at unity power factor with higher efficiency, reduced size and well regulated dc output [4-6]. But these high power factor converters using high voltage rating devices are having limitations such as large dv/dt,

large voltage stress across switching device, large common mode voltage, high switching frequency etc. [7-10].

Due to continuous research in the field of developing efficient static power conversion, a new age of converters i.e. multilevel converters have now reached to certain level of maturity [11-13]. Multilevel structure is gaining lot of popularity because of its excellent performance in terms of sinusoidal input current with negligible harmonic contents, unity power factor, less ripple in regulated dc output voltage, reduced voltage stress across switch, reduced dv/dt and low electromagnetic interference with neighboring communication lines as compared to its counterpart 2-level HPFCs [14]. Diode-clamped multilevel converter is the most widely used topology in multilevel power conversion [7-9]. Though, it has so many advantages over its counterpart conventional 2-level converters, it suffers from serious problem of unbalance voltage of dc link capacitors under unbalanced loading conditions [15]. The voltage equalization of dc link capacitors is the necessary precondition for stable operation of a diode clamped multilevel converters [16].

The basic concept of dc link voltage balancing is to redistribute the charge through each capacitor. One way to control dc link is modifying the control technique involved. Many carrier based control techniques such as Sinusoidal Pulse Width Modulation (SPWM) and Space Vector Pulse Width Modulation (SVPWM) [17-19] have been proposed to mitigate these problems. SVPWM control technique requires very complicated control algorithm at higher level which is difficult to implement without sophisticated and costly control platform [21]. These methods try to switch among the states having zero neutral point potential i.e. completely balanced dc link.

Another way to deal with the issue of capacitor voltage unbalance problem is the use of additional hardware circuitry such as voltage regulators, separate dc sources or additional balancing circuit [16, 22]. The problem with the auxiliary circuits used for balancing purpose is the extra cost, as well as higher switching losses. A closed loop control method which employs addition of off-set voltage signal to the reference voltage signal is given in [23]. This not only balanced the dc link but also reduced the switching losses by inserting 'no switching zone' in each half cycle of the phase voltage. A detailed switching losses investigation was carried out in [24]. Hence this problem can be dealt

effectively for better performance of multilevel converters for high power applications.

In this paper, a simplified control scheme is analyzed for 3-level rectifier under balanced and unbalanced loading condition. The adverse effects of unbalanced load for the stable operation of rectifier are highlighted with respect to voltage stress across the switches and other power quality issues. The presented concept of balancing dc link capacitor voltage is based on famous ping-pong theory [16]. The mathematical modeling of auxiliary circuit based on ping-pong theory and its working principle is presented in this paper.

The paper is organized as follows: Section II gives description of neutral point clamped multilevel AC-DC converter under balanced load and unbalanced with simplified control scheme for improved power quality in terms of input power factor, input current THD and neutral point potential variation. Section III deals with the performance analysis of neutral point clamped multilevel AC-DC converter under unbalanced load with auxiliary

circuit for voltage balancing of dc link capacitors is presented by conclusion in section IV.

2. THREE PHASE THREE LEVEL NEUTRAL POINT CLAMPED AC/DC CONVERTER

2.1 Power and Control Circuit

A three-phase, three-level neutral-point clamped active front end rectifier is shown in Fig.1. There are four power switches (S_{a1} , S_{a2} , S'_{a1} and S'_{a2} for phase 'A') in one leg for each phase and each leg is clamped with clamping diodes (D_1 & D_1' for phase 'A'). Active front end rectifier is fed by 3-phase AC source connected through boost inductor (L_s). C_1 and C_2 are the dc link capacitors and midpoint of dc link capacitors and clamping diodes of each leg is connected to the neutral of three phase AC source. The load resistance R_1 and R_2 are connected across the dc link capacitors.




Fig.1 Three-Phase Neutral-Point Clamped Active Front End Three-Level Rectifier

Fig. 2 shows control scheme used to maintain the dc bus voltage at desired level and for improved power quality at supply side. The control scheme used consists of a voltage controller and current controller. The carrier based unipolar PWM waveforms of line-to-neutral voltages v_{an} , v_{bn} and v_{cn} are produced at input side of the converter[14]. The phase locked loop (PLL) circuit is used to generate three unit sinusoidal voltages synchronized with the AC source voltages. Reference supply currents (I_{sa}^* , I_{sb}^* , I_{sc}^*) are calculated by multiplying the amplitude of the input current commands (I_m) and the generated unit

sinusoidal voltages. PI controller is used to minimize the error between two dc link voltages and to generate input current command, I_m . These reference current commands are compared with actual load currents. Error generated is processed through another PI controller. Control or reference voltages are generated by comparing the output of PI controller and output of PLL. The PWM modulator is used to obtain the switching signals for the power switches by comparing these reference/control voltage signals with triangular carrier waves.




Fig.2 Schematic diagram of 3-phase, 3-level neutral point clamped multilevel rectifier control scheme.

A proportional integral voltage controller is used to balance AC side power and DC side power of the rectifier, to obtain the amplitude of the line current command i.e. I_m . The current command can be given as:

$$I_m = k_p \Delta v_0 + k_i \int \Delta v_0 \quad (1)$$

where $\Delta v_0 = v_0^* - v_0$ is the DC bus voltage error, v_0^* is the reference DC link voltage command and v_0 is the measured DC link voltage. The unit sinusoidal voltages generated through PLL can be written as:

$$\left. \begin{aligned} v_{sau}(t) &= \sin \omega t \\ v_{sbu}(t) &= \sin(\omega t + 2\pi/3) \\ v_{scu}(t) &= \sin(\omega t - 2\pi/3) \end{aligned} \right\} \quad (2)$$


The line current commands are derived from the multiplication of the output of the voltage controller and the unit sinusoidal voltages as:

$$\left. \begin{aligned} i_a^*(t) &= I_m \sin(\omega t) \\ i_b^*(t) &= I_m \sin(\omega t - 2\pi/3) \\ i_c^*(t) &= I_m \sin(\omega t + 2\pi/3) \end{aligned} \right\} \quad (3)$$


The measured line currents are compared with the respective reference line currents and the current errors thus generated are fed to the current controller to track the source current commands. Neglecting the high-frequency switching terms, we can write source voltage of phase 'A' as,

$$v_{sa} = L_{sa} \frac{di_{sa}}{dt} + v_{cona} \quad (4)$$

where v_{cona} is the modulated control/reference voltage signal of PWM modulator derived from the proposed closed loop control of the system. The carrier-based sinusoidal PWM scheme is employed for generating proper switching signals as shown in Fig. 3.



(a)



(b)
Fig.3 (a) Carrier-based PWM scheme for the generation of gating pulses (b) Control pulses

According to control scheme and gating signals as obtained above the switching signals of the power switches can be defined as,

$$T_c = \begin{cases} 1 & \text{if } v_{cona} > v_{t1} \\ 0 & \text{if } v_{t1} > v_{cona} > v_{t2} \\ -1 & \text{if } v_{t2} > v_{cona} \end{cases} \quad (5)$$

Hence, switching functions can be written as

$$\left. \begin{aligned} S_{a1} &= \frac{T_c(T_c + 1)}{2} \\ S'_{a1} &= 1 - S_{a1} \\ S'_{a2} &= \frac{T_c(T_c + 1)}{2} \\ S_{a2} &= 1 - S'_{a2} \end{aligned} \right\} \quad (6)$$

Therefore for phase 'A', in the positive half of the control signal v_{cona} , the switch S_{a2} is turned on and the line current is controlled by turning on or off the switch S_{a1} . In the negative half of v_{cona} , S_{a1} is turned off and turning on or off S_{a2} can control the line current to follow the current command. For equal capacitor voltages ($v_{c1} = v_{c2} = v_{\phi}/2$), three voltage levels ($v_{\phi}/2$, 0, and $-v_{\phi}/2$) are generated on the AC side of the rectifier phase voltage v_{an} .

3. Results and Discussion

A simulation model of three-phase, neutral-point clamped, AC-DC, 3-level converter under balanced load is developed using SimPowerSystems in MATLAB/Simulink

environment. Table 1 shows the simulation parameters for 6.6 kV system.

TABLE 1
Simulation Parameters

Phase Voltage (RMS)	V_{sa}	3810 V
AC Link Inductance	L_{ac}	30 mH
AC Link Resistance	R_{ac}	0.8 Ω
DC Link Voltage	V_{dc}	11000 V
DC Link Capacitance	C_1 and C_2	100000 μ F each
Load Resistance (balanced load)	R_1	30 Ω
	R_2	30 Ω
Carrier Frequency	f_c	2 kHz

Fig.4 shows the phase voltage (V_{sa}) and line current (i_{sa}) at source terminals and it can be clearly seen that the converter is working at unity power factor for balanced load. Fig. 5 shows the harmonic spectrum of line current of phase 'A' which shows that harmonic content in the line current is well below the 5% limit. The voltage across the switch S_{a1} is shown in Fig. 6 which is only half of the total dc link voltage. The simulated waveforms for AC side line-to-line voltage (V_{ab}) and line-to-neutral voltage (V_{an}) of the converter are shown in Fig. 7 (a) and 7 (b).




Fig. 4 Source phase voltage (V_{sa}) and line current (i_{sa}) under balanced load




Fig. 5 Harmonic spectrum of line current (i_{sa}) under balanced load





Fig. 7 (a) AC side line-to-line voltage (V_{ab}) (b) Line-to-neutral voltage (V_{an}) under balanced load





Fig. 6 Voltage across switch S_{a1} under balanced load

Under balanced loading condition, the voltages across the capacitors ($C1$ & $C2$) are shown in Fig. 8(a) & Fig. 8(b). From these figures, it can be observed that the voltages across the capacitors are almost balanced.






Fig. 8 (a) Voltage across dc link capacitor C_1 (b) Voltage across dc link capacitor C_2 , under balanced load

4. Conclusion

The performance of a three-phase neutral-point clamped rectifier is evaluated for improved power quality and balancing of voltage across dc link capacitors, with simple control. Simulation results are presented to study the performance of the system under balanced load. The results shows that the proposed three-phase neutral-point clamped rectifier works at unity power factor and the THD of supply current is also well within the limits imposed by IEEE 519 standard under balanced load.

References

- [1] Akagi, H. , "New Trends in Active Filters for Power Conditioning," Industry Applications, IEEE Transactions on , vol.32, no.6, pp.1312-1322, Nov/Dec 1996
- [2] El-Habrouk, M.; Darwish, M.K.; Mehta, P., "Active power filters: A Review," Electric Power Applications, IEE Proceedings -, vol.147, no.5, pp.403-413, Sep 2000
- [3] Jain, S.K.; Agrawal, P.; Gupta, H.O.; , "Fuzzy logic controlled shunt active power filter for power quality improvement," *Electric Power Applications, IEE Proceedings -* , vol.149, no.5, pp. 317- 328, Sep 2002
- [4] Hengchun Mao, Fred C. Y. Lee, Boroyevich Dushan, and Silva Hiti, "Review of high-performance three-phase power-factor correction circuits," IEEE Trans. on Industrial Electronics, vol. 44, no. 4, August 1997, pp.437-446.
- [5] Rodriguez J. R., Dixon J. W., Espinoza J. R., Pontt J., and Lezana P., "PWM Regenerative Rectifiers: State of the Art," IEEE Trans. on Industrial Electronics, vol.52, No. 1, Feb. 2005, pp. 5-22.
- [6] Singh B., Singh B. N., Chandra A., Al-Haddad K., Pandey A., and Kothari D. P., "A Review of Three-Phase Improved Power Quality AC-DC Converters", IEEE Trans.on Industrial Electronics, vol. 51, No. 3, June 2004, pp. 641-660.
- [7] Marchesoni M. and Tenca P., "Diode-clamped multilevel converters: A practicable way to balance dc-link voltages," IEEE Trans. on Industrial Electronics, vol. 49, no. 4, August 2002.
- [8] Midavaine H., Moigne P. L., and Bartholomeus P., "Multilevel three-phase rectifier with sinusoidal input currents," in Proc. IEEE PESC'96, 1996, pp. 1595-1599.
- [9] Ridriguez J. Rodriguez D., Silva C., and Wiechmann E., "A simple Neutral Point Control for Three-Level PWM Rectifiers", European Power Electronics Conference, EPE'99, 1999, pp. 1-8.
- [10] J S Lai and F Z Peng. "Multilevel Converters: A New Breed of Power Converters" IEEE Transactions on Industry Applications, vol 32, no 3, May/June 1996, pp 509-517.
- [11] Franquelo, L.G.; Rodriguez, J.; Leon, J.I.; Kouro, S.; Portillo, R.; Prats, M.A.M.; , "The age of multilevel converters arrives," Industrial Electronics Magazine, IEEE , vol.2, no.2, pp.28-39, June 2008
- [12] Krishna Kumar Gupta, Shailendra Jain, "A multilevel Voltage Source Inverter (VSI) to maximize the number of levels in output waveform," International Journal of Electrical Power & Energy Systems, Volume 44, Issue 1, January 2013, Pages 25-36.
- [13] S. Thamizharasan, J. Baskaran, S. Ramkumar, S. Jeevananthan, "A new dual bridge multilevel dc-link inverter topology," International Journal of Electrical Power & Energy Systems, Volume 45, Issue 1, February 2013, Pages 376-383,
- [14] Bhat, A.H.; Agarwal, P., "An Improved Performance Three-Phase Neutral-Point Clamped Rectifier with Simplified Control Scheme," Industrial Electronics, 2006 IEEE International Symposium on , vol.2, no., pp.1019-1024, 9-13 July 2006
- [15] Kanaan, H.Y.; Al-Haddad, K.; Fnaiech, F., "DC load unbalance and mains disturbances effects on a three-phase three-switch three-level boost rectifier," Industrial Electronics, 2003. ISIE '03. 2003 IEEE International Symposium on , vol.2, no., pp. 1043- 1048 vol. 2, 9-11 June 2003
- [16] Shu, Z.; He, X.; Wang, Z.; Qiu, D.; Jing, Y.; , "Voltage Balancing Approaches for Diode-Clamped Multilevel Converters Using Auxiliary Capacitor-Based Circuits," *Power Electronics, IEEE Transactions on* , vol.28, no.5, pp.2111-2124, May 2013
- [17] Pou Josep, Boroyevich Dushan, and Pindado Rafael, "New Feed forward Space-Vector PWM Method to Obtain Balanced AC Output Voltage in a Three-Level Neutral-Point-Clamped Converter" IEEE Trans. on Industrial Electronics, Vol. 49, No. 5, Oct. 2002, pp.1026-1034.
- [18] Ojo Olorunfemi, and Konduru Srikanth, "A Discontinuous Carrier Based PWM Modulation Method for the Control of Neutral Point Voltage of Three-Phase Three-Level Diode Clamped Converters", Proc. PESC 2005, Vol. 1, pp. 1652-1658.
- [19] Li Jun, Huang Alex Q. Qian Zhaoming, and Zhao Huijie, "A Novel Carrier Based PWM Method for 3-Level NPC Inverter Utilizing Control Freedom Degree", Proc. of NPSC 2007, pp. 1899-1904.
- [20] Ishida, T.; Matsuse, K.; Sugita, K.; Lipei Huang; Sasagawa, K., "DC voltage control strategy for a five-level converter," Power Electronics, IEEE Transactions on , vol.15, no.3, pp.508-515, May 2000
- [21] Kouro, S.; Malinowski, M.; Gopakumar, K.; Pou, J.; Franquelo, L.G.; Bin Wu ; Rodriguez, J.; Pérez, M.A.; Leon, J.I.; , "Recent Advances and Industrial Applications of Multilevel Converters," Industrial Electronics, IEEE Transactions on , vol.57, no.8, pp.2553-2580, Aug. 2010
- [22] Sano Kenichiro, and Fujita Hideaki, "Voltage Balancing Circuit Based on a Resonant Switched Capacitor Converter for Multilevel Inverters", IEEE Trans. on Industrial Electronics, Vol. 44, No. 6, Nov/Dec. 2008, pp. 1768-1776.
- [23] Chaturvedi, P.; Jain, S.; Agarwal, P., "Carrier Based Neutral Point Potential Regulator with Reduced Switching Losses for Three-Level Diode Clamped



IJSET

inverter," *Industrial Electronics, IEEE Transactions*
on, vol.PP, no.99, pp.1,1, 0
doi: 10.1109/TIE.2013.2254092

- [24] Chaturvedi PK, Jain S, Agrawal P, Nema RK, Sao KK. "Switching losses and harmonic investigations in multilevel inverters", IETE Journal of Research, Vol. 54, Issue 4, pp. 297-307, Jul/Aug 2008,