

Transient Analysis of Second-Order Charge Pump PLL for Phase Step Input

Mohammad Vafadar¹, Habib Adrang²

Department of Electrical Engineering, Nour Branch, Islamic Azad University, Nour, Iran

Email: vafaelectronic@gmail.com¹, habibadrang@gmail.com²

Abstract: This paper presents the analysis and simulation of second-order charge pump phase-locked loop by applying the phase step at the entrance and calculates the fast lock and transient time and the effects of loop parameters such as capacitor, resistor, loop filter current, control voltage oscillator at the at the fast lock investigated and plotted in the diagram at transition time. All simulation was performed by matlab software.

Keywords: Phase Locked Loop (PLL), Charge Pump (CP), Phase Detector (PD), Settling time(t_s), Damping ratio (ζ), Overshoot, Peak time, Rise time(t_r).

I. Introduction

The phase-locked loop is a component which has been used widely in various fields of integrated circuits at the recent years generally, have been used as a VLSI timer production or frequency divider of communication systems [1]–[6]. Fast locking is a key performance for the ranking of frequency divider, especially in wireless applications where the speed of frequency divider shows that the communication how fast that can be switching between one channels to another or switching between off position to on position. The phase locked loops (PLL) are used widely for timer, synchronization and frequency combinations [7], [8]. Reduce of a PLL lock time is common place by using the dynamic loop bandwidth. Must consider two mechanisms for conventional PLL. Which one of this is learning frequency and another is learning phase. During the frequency learning a convention phase/frequency detector (PFD) may have cycle slip problem which increases the lock time of PLL. However a frequency learning of PLL is completed, redistributions occur in a disable second-order loop filter when a charge pump (CP) is off. Which lead to the residual phase error and increase the time of the PLL meeting [9]–[11]. The main tasks of the phase-locked loop are producing the clock in microprocessors, and application in receiving system and frequency synthesizer. The main challenges in phase-locked loop can be transient analysis or in other words lock time analysis and reduce it, mentioned persistence and jitter analysis which one of the designer's goals is calculating lock time and effort to reduce it. In this paper, first simulate the second-order charge pump phase-locked loop by applying at the entrance phase step and calculate the fast lock and transient time and plot the transient time diagram and finally consider the effects of loop parameters on fast lock and analysis the simulation results.

II. Second-order charge pump PLL architecture

Figure.1 is shown the second-order phase-locked loop with loop filter [12]–[14]. A second-order charge pump phase-locked loop is include of phase/frequency detector (PFD), a charge pump (CP), a loop filter (LF) and voltage controlled oscillator (VCO). Charge pump includes of two current switches which send the charge pump into or out of the loop filter. In fact, the charge pump in PLL switched by detector and generates positive and negative current which sent the charge pump into or out of the loop filter that cause of charge or discharge of the capacitor to control the VCO in PLL, in other words lead to increase the lock range. Phase or frequency input source (V_{in}) and the output source (V_{out}). The output signal compared with PFD and convert to the current on charge pump (I_p). Noise and high frequency at the output of the charge pump removed through the loop filter which contain of C_p and R_p . The output signal of loop filter leads to run VCO and generate a signal with frequency which depends on voltage of control (V_{cont}). This capacitor is typically much smaller than the capacitor C_p . Figure 2 is shown the PLL structure in phase area. This model is the behavior of simulation at phase area in the system level in order to consider the derived expression. Figure 3 is shown the alternative phase area model which K_{vco} is the gain and I_p is the charge pump current. The second-order closed-loop transfer function in figure is shown below.

$$G(s)|_{open} = \frac{I_p}{2\pi} \left(R_p + \frac{1}{C_p s} \right) \frac{K_{vco}}{s} \quad (1)$$

$$H(s)|_{close} = \frac{C(s)}{R(s)} \quad (2)$$

$$\begin{aligned} &= \frac{\frac{I_p K_{vco}}{2\pi C_p} (R_p C_p s + 1)}{s^2 + \frac{I_p K_{vco}}{2\pi} R_p s + \frac{I_p K_{vco}}{2\pi C_p}} = \frac{\frac{I_p K_{vco}}{2\pi C_p}}{s^2 + 2\zeta \omega_n s + \omega_n^2} (R_p C_p s + 1) \\ &K_v = I_p K_{vco} / (2\pi C_p) \end{aligned} \quad (3)$$

For second-order systems are:

$$\zeta = \frac{R_p}{2} \sqrt{\frac{I_p R_p K_{vco}}{2\pi}} \quad (4)$$

$$\omega_n = \frac{1}{2} R_p \frac{I_p K_{vco}}{2\pi} = \sqrt{\frac{I_p K_{vco}}{2\pi C_p}} \quad (5)$$

$$\omega_{PM} = \frac{R_p I_p K_{vco}}{2\pi} \quad (6)$$

$$\omega_L = \sqrt{1 + 2\xi^2} + \sqrt{2 + 4\xi^2 + 4\xi^4} \quad (7)$$

$$\omega_H = 2\xi\omega_n = 2\left(\frac{R_p}{2} \sqrt{\frac{I_p R_p K_{VCO}}{2\pi}}\right) \times \left(\sqrt{\frac{I_p K_{VCO}}{2\pi C_p}}\right) \quad (8)$$

$$\angle G(\omega) = -180 + \tan^{-1}(R_p C_p \omega_{PM}) \quad (9)$$

Phase margin in the second-order PLL is given by the following equation:

$$PM = 180 + \angle G(\omega) = \tan^{-1}(R_p C_p \omega_{PM}) \quad (10)$$

For stable system, phase margin is between 60 to 70 degrees and the damping ratio (ξ) is approximately 0.6 to 0.7. If the phase margin was not desirable, I_p must be increased and if these increases lead to ω_H increased excessive, the capacitor C_p must be selected as large as possible.




Fig 1.the structure of second order phase lock loop with loop filter




Fig 2. Phase area model of PLL




Fig 3. Phase area structure in PLL

III. The behavior of phase-locked loop by applying step at input

In this section, the PLL behaviour by applying step input considered and also analysis the behaviour of phase locked loop and calculate the lock time and transient time and plot it on diagram. Unit step response of second-order system is as follows:

$$C(t) = 1 - (e^{-\alpha t} / \beta) \sin(\omega_d t + \theta) \quad (11)$$

Which α is the damping and ω_d is the natural frequency of self-damping system. Figure 4 is shown the curve of unit step response of a second-order system [15] which includes the following items: 1. the rise time (t_r) 2-maximum overshoot (M_p) 3.setting time (t_s) 4.peak time (t_p).




Fig 4.unit step response curve

Now, examine the effect of the phase shift (or charge). By assuming the sinusoidal input is $V_{in} = A \cos(\omega_0 t)$ and the phase of this change suddenly to θ . In this case $\phi_{in} = \omega_0 t + \theta$. So $d\phi_{in}/dt = \omega_0$ and by placement in following equation:

$$\frac{dv_{cont}}{dt} + K_{PD} K_{VCO} V_{cont} = K_{PD} \left(\frac{d\phi_{in}}{dt} - \omega_0 \right) \quad (12)$$

By solving the above equation:

$$\frac{dV_{cont}}{dt} + K_{PD} K_{VCO} V_{cont} = 0 \quad (13)$$

The equation is shown if the input frequency is the same with VCO centre frequency and only the initial phase change, after the time, the voltage control V_{cont} reach to zero and the output frequency reach to ω_0 too and in these conditions we have.

$$\omega_{in} = \omega_{out} = \omega_0 \quad (14)$$

$$V_{cont} = 0 \Rightarrow \phi_{in} = \phi_{out} \quad (15)$$

Figure 6 is shown the block structure simulated of second-order phase-locked loop by applying phase step in phase area and in Matlab software. The initial values in phase area are shown in table 1. Figure 7 is shown the output phase of the simulation as you can see, the action of loop lock is done and within a period of time the value of input and output of phase are the same. Now, should try to reduce the amount of overshoot, because reduce the overshoot lead to increase the stability.




Fig.5. PLL behavior by applying phase step




Fig .6.simulated PLL in Matlab software at phase area.

Table 1.the initial values add the phase's area.

C	220pf
R	2.2kΩ
Kvco	130MHz
Ip	100μA




Fig 7.the output simulation by phase step input

If we want the output phase reach to input phase, at the timescales of output frequency which is the slope (derivative) of output phase must change based on the phase difference which PLL simulated at phase area with the slope input in shown at the figure 8.




Figure 8. Output simulation by input slope

The waveform of the control voltage is shown in figure 9.




Figure.9. the waveform of the control voltage

A. The design process

According to the system stability, the value of ζ and PM is known and also generally consider $\omega_n=2\text{MHz}$ in the circuits, and according to the VCO structure, the K_{vco} is known and by the value of ζ and ω_n the value of ω_n is obtained, and by known the value of ω_n , I_p is consider and by choosing C_p :

$$PM \rightarrow R_p C_p \omega_{PM} = R_p C_p \frac{R_p I_p K_{VCO}}{2\pi} \Rightarrow R_p \quad (16)$$

$$I_p \cdot K_{VCO} \rightarrow \text{known}$$

For analysis of transient behaviour, calculate the lock time and transient time ($\Delta\phi$) of PLL plot it. Setting time or lock time is the time that the system response stays at certain range of final value. Figure 10 is shown the simulated output of phase-locked loop. Setting time or in other word, lock loop time is calculated as follows:

$$t_s = \frac{4}{\zeta \omega_n} \quad (17)$$

$$\xi\omega_n = \frac{1}{2} R_p \frac{I_p K_{VCO}}{2\pi} \quad (18)$$

since the value of K_{VCO} , I_p and R_p is as follows: $K_{VCO}=100e6$, $I_p=260e-6$, $R_p=25.85e3$, by placement above value in equation 13, the value of $\xi\omega_n$ is equal to $5.35e005$ which by putting these amounts in equation (16), the value offsetting time (lock time) is obtained which is the same amount of $7.47\mu s$ that is obtained in the following plot.

B. The calculation of the transient time ($\Delta\phi$)

To calculate must the transient time of both input wave from (reference) and phase-locked loop waveforms calculated and then subtract these two values of transient time to get a same value and plot it. Figure 10 is shown the sinusoidal input wave from (reference) diagram and the phase-locked loop waveform. The collision of both wave from to x-axis has a certain time, note these value and placement at the following equation which given the amount of transition time for each figure individually through it.

$$\Delta\omega = \omega * \Delta T \quad (19)$$

$$\omega = 2 * \pi * f_i * 10^6 \quad (20)$$

Figure 10 is shown the transition time diagram, as shown in the figure, in time $7.47 \mu s$, the transition time comes to zero which indicates the phase difference value of input and output of phase-locked loop and fast lock is calculated properly.




Fig 10.PLL output and locks time




Fig 11.transient time diagram

C. The investigate of each parameters of loop effects in fast lock at phase area

In this section, the effect of each parameters of loop on the fast lock investigated and draws the relevant diagrams. If increase the value of current I_p , the fast lock of phase-locked loop decreased and the fast lock increased, the overshoot value increase (the output peak increases) and both sides of the peak add the output wave from closer together and so gradually, the value of overshoot (peak) is reduced and the output going to delete the peak and this continues where the current is $550 \mu A$ and after that the output peak completely removed and the output wave from does not change ,if increase the current value the output will not change, that means at the current $615 \mu A$ and after that the output goes to out of lock situation and in $625 \mu s$ the output is completely removed from lock situation and lose ideal state and the stability increase if reduce the value of current I_p , means less than $100\mu A$, by reduces the current, the value of overshoot in output waveform increase and lock time increase and the fast lock of loop decreased this is where that choose the current $20\mu A$, will lose ideally situation of output waveform and removed from the lock state completely and stability reduced which is shown in figure 12.

D. The effect of changing the value of resistance

By increase the value of resistance, fast lock decreased and in other word lock time increased and the overshoot is going to decrease and the output goes to remove the overshoot and the stability increases. if the resistance value less than $2.2 k$, the loop lock time increase slowly and the fast lock decrease, the overshoot increase, the stability reduce and the output goes to out of lock situation, and at 500 resistance the overshoot and output wave from disappears. And by reduce the resistance value gain, the ring is slowly unlocked so that at 535 resistance, the loop completely removed at lock situation which output is shown in figure 13.

E. The effect of changing the value of capacitance

By increase the value of capacitance, the value of overshoot decrease gradually and goes to fading, unit at $70\mu F$, there is no overshoot and the curved convert to the line, fast lock increased and lock time decreased and after the certain value ($500 nF$),no changes is created in the output wave form and by reduce the capacitance value, lock time increased and lock speed decreased and also the value of overshoot in output in increasing, so that at $0.1nF$ the waveform completely removed at lock situation that is shown in figure 14.

F. The effect of changes in gain value of voltage controlled oscillator (kvco).

By increasing the value of k_{VCO} , the loop lock time decrease and fast lock increase and also the overshoot of output waveform is decreasing slowly.by reducing the value of k_{VCO} , the ring lock time increase and the fast lock decrease and the overshoot is increasing and at $40mhz$ the loop removed at lock situation completely which is shown at figure 15.

If we want to change the value of all loop parameters at the same time, due to the complexity of equations, analysis and design is not easy to achieve the desired characteristics.

Table 2. The effect of loop parameters at fast lock

		Lock Time	Fast lock	Overshoot	Stability
I_p	↑	↓	↑	↓	↑
I_p	↓	↑	↓	↑	↑
R	↑	↓	↑	↓	↑
R	↓	↑	↓	↑	↓
C	↑	↑	↓	↓	↑
C	↓	↑	↓	↑	↓
K_{vco}	↑	↓	↑	↓	↑
K_{vco}	↓	↑	↓	↑	↓

IV. Conclusion

One of the phase-lock the loops challenges where studied in this paper is calculated the lock time to this end , the phase lock loop at system level (phase model) and circuit level to check the function of it is simulated and then the transition time is calculated and the effect each loop parameters on the fast lock is investigated and by compare the results of the proposed equation with simulation results to evaluate the presented equations the following results were obtained by increasing the charge pump current and voltage controlled oscillator gains, the loop lock time reduced but by reducing the resistance value and increase and decrease of capacitance value and reduce the voltage controlled oscillator value the lock loop time is increases .as we can designed the lock loop phase in the shortest possible time, which the input and output frequency be equal together and the difference between input and output phases to certain value (close to zero).that means we could reduce the lock time and increase the fast lock and also consider the stability, phase noise and jitter .




Fig 12. The increase and decrease of current I_p




Fig 13.increase and decrease of resistance value




Fig 14. Increase and decrease of capacitance value




Fig 15. Increase and decrease of Kvco

References

- i. Y. G. Y. Ge, W. F. W. Feng, Z. C. Z. Chen, S. J. S. Jia, and L. J. L. Ji, "A fast locking charge-pump PLL with adaptive bandwidth," in *ASIC, 2005. ASICON 2005. 6th International Conference On, 2005*, vol. 1, pp. 383–386.
- ii. F.-J. Hsieh and S.-K. Kao, "Fast locking PLL with all-digital locked-aid circuit," in *Electron Devices and Solid-State Circuits (EDSSC), 2010 IEEE International Conference of, 2010*, pp. 1–4.
- iii. C. He and T. Kwasniewski, "A fast-lock PLL with over-tuning control," *ICSICT 2012 - 2012 IEEE 11th Int. Conf. Solid-State Integr. Circuit Technol. Proc.*, pp. 2–4, 2012.
- iv. Y. Ye, Z. Ming, and J. Chen, "Analysis and simulation three order charge pump phase locked loop," in *Wireless Communications, Networking and Mobile Computing, 2008. WiCOM'08. 4th International Conference on, 2008*, pp. 1–3.
- v. I.-T. Lee and Y.-T. Tsai, "A fast-locking phase-locked loop using CP control and gated VCO," *Proc. Tech. Progr. 2012 VLSI Des. Autom. Test*, pp. 1–4, 2012.
- vi. I. A. Young, J. K. Greason, and K. L. Wong, "A PLL clock generator with 5 to 110 MHz of lock range for microprocessors," *Solid-State Circuits, IEEE J.*, vol. 27, no. 11, pp. 1599–1607, 1992.
- vii. A. Ebrahimi and H. M. Naimi, "Analytical equations for oscillation amplitude of MOS Colpitts oscillator," *Int. J. Electron.*, vol. 98, no. 7, pp. 883–900, 2011.
- viii. A. Ebrahimi and H. M. Naimi, "An improvement on the analytical methods for amplitude analysis of the MOS Colpitts oscillator," in *2010 XIth International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design (SM2ACD), 2010*.
- ix. S. Miyazawa, R. Horita, K. Hase, K. Kato, and S. Kojima, "A BiCMOS PLL-based data separator circuit with high stability and accuracy," *Solid-State Circuits, IEEE J.*, vol. 26, no. 2, pp. 116–121, 1991.
- x. F. M. Gardner, "Charge- Pump Phaselock Loops," *Phaselock Tech. Third Ed.*, pp. 271–281.
- xi. J. Lee and B. Kim, "A low-noise fast-lock phase-locked loop with adaptive bandwidth control," *Solid-State Circuits, IEEE J.*, vol. 35, no. 8, pp. 1137–1145, 2000.
- xii. H. Adrang, "A systematic procedure for analysis of third-order charge pump phase-locked loop (PLL)," *Sci. Res. Essays*, vol. 7, no. 2, pp. 190–198, 2012.
- xiii. H. Adrang and H. M. Naeimi, "A novel method for analysis and design of third-order charge pump PLL," in *Circuit Theory and Design, 2009. ECCTD 2009. European Conference on, 2009*, pp. 591–594.
- xiv. C. Cao and Y. Ding, "A 50-GHz phase-locked loop in 130-nm CMOS," in *Custom Integrated Circuits Conference, 2006. CICC'06. IEEE, 2006*, pp. 21–24.
- xv. K. Ogata and Y. Yang, "Modern control engineering," 1970.